

FIGURE 1





FIGURE 2



CODE (real, img)	mapping	result.real	result.img
00	+1,+1	+r	+1
01	+1,-1	+i	-r
10	-1,+1	-i	+r
11	-1, 1	-r	-i

OPCODE	Despreader	4XDESP	8XDESP	16XCorrelate
mux		C src	C src	C src bit
negate		bit	bit	C BIC DIL
unit	Į.			•
x 00	TO.img	c[0,1]	c[0,1]	c[0,1]
x01	TO.img	c[2,3]	c[4,5]	c[2,3]
x02	TO.img	c[4,5]	c[8,9]	c[4,5]
x 03	TO.img	c[6,7]	c[12,13]	c[6,7]
X04	TO.img	-	c[2,3]	c[8,9]
x05	TO img	-	c[6,7]	c[10,11]
ж06	TO.img	-	c[10,11]	c[12,13]
x 07	TO.img	-	c[14,15]	c[14,15]
y08	TO.real	c[0,1]	c[0,1]	c[0,1]
y09	TO.real	c[2,3]	c[4,5]	c[2,3]
y10	TO.real	c[4,5]	c[8,9]	c[4,5]
y11	TO.real	c[6,7]	c[12,13]	c[6,7]
y12	TO.real	•	c[2,3]	c[8,9]
y13	TO.real	-	c[6,7]	c[10,11]
y14	TO.real	-	c[10,11]	c[12,13]
y15	TO.real	-	c[14,15]	c[14,15]
x16	Tl.img	c[16,17]	c[16,17]	c[16,17]
x17	T1.img	c[18,19]	c[20,21]	c[18,19]
x18	Tl.img	c[20,21]	c[24,25]	c[20,21]
x19	T1.img	c[22,23]	c[28,29]	c[22,23]
x20	Tl.img	-	c[18,19]	c[24,25]
x21	Tl.img	-	c[22,23]	c[26,27]
x22	T1.img		c[26,27]	c[28,29]
x23	T1.img	-	c[30,31]	c[30,31]
y24	T1.real	c[16,17]	c[16,17]	c[16,17]
y25	T1.real	c[18,19]	c[20,21]	c[18,19]
y26	Tl.real	c[20,21]	c[24,25]	c[20,21]
y27	Tl.real	c[22,23]	c[28,29]	c[22,23]
y28	Tl.real	-	c[18,19]	c[24,25]
y29	Tl.real	-	c[22,23]	c[26,27]
À30	T1.real	-	c[26,27]	c[28,29]
y31	Tl.real		c[30,31]	c[30,31]




FIGURE 5






FIGURE 6B

PN CODE	MAPPING	45° rotated scaled:	COMPLEY MULTIPLICATION	RE SULT
00	(1,1)	(1,0)	1 · (a+jb)	(a + jb)
01	(1,-1)	(0,-1)	-j . (a+jb)	(b-ja)
11	(-1,-1)	(-1,0)	-1 · (a + j b)	(-4 - 16)
10	(-1, 1)	(0,1)	i· (atib)	(-b + j <)

FIGURE 6 A




FIGURE 7A





FIGURE 7B

Despreading Implementation 1

The diagram below implements a 4 chip despreader to two different CODE codes




16-bit implementation of despreading opcode

CODE	0[31:16]=	0[15:0]=
00	-H=- (I-Q)	L=-(I+Q)
01.	-L=-(I+Q)	H=(I-Q)
10	L=(I+Q)	-H=-(I-Q)
11	H=(I-Q)	L=(I+Q)

CODE(real,img) res	ult.real	result.img		
00 -> -1, -1 -(r - i)	-(r+i)			
01 -> -1, 1 -(r + i)	r-i			
10 -> 1, -1 r + i	-(r - i)			
11 > 1, 1 r - i	r+i		•	

Function	Output	Function
Despreader Trees0	00[15:00]	real - i
Despreader Trees1	· O0[31:16]	imaginary - q
Despreader Trees2	01[15:00]	real - i
Despreader Trees3	01[31:16]	imaginary - q



Despreader integration with input and Output muxes





FIGURE 10



= 1-bit complex multiply

FIGURE 11




10

I1


I2

. 13

I0



F16 UNE 12



- 32-bit chain output is added with all zero in the 2x mult before being sent to output mux 1. 2 32-bit packed outputs C0 and C1 are added together before being sent to output mux 0.


FILME 13

mode	code	real result	img result
complex	00	real	img
complex	01	img	-real
complex	10	-img	real
complex	1/1:0	-real	·-img
complex-cnj	On O	real	img
complex-cnj	001-1	img	-real
complex-cnj	100	-img	real
complex-cnj	101	-real	-img
real-r*	0x	real	· · · · · · · · · · · · · · · · · · ·
real-r	1x	-real	
real-i**	x 0		img
real-i	хl		-img
zero	хх	real	img


^{*} real mode selects the real input and uses code[1] to control negation for the real output.

FIBURE 14


^{**} real mode select the img input and uses code[0] to control negation for the img output.



मिध्यतत् । क



TONE 15



F164787 17




FIGURE 18




FIGURE 19




FIGURE 20




FIGURE 21




FIGURE ZZA





FIGURE 22B



FIBURE 23